MIPS Assembly Language Programming, 1st edition

Published by Pearson (May 28, 2003) © 2004

  • Robert Britton
$101.32

  • Hardcover, paperback or looseleaf edition
  • Affordable rental option for select titles
  • Free shipping on looseleafs and traditional textbooks

For freshman/sophomore-level courses in Assembly Language Programming, Introduction to Computer Organization, and Introduction to Computer Architecture.

Students using this text will gain an understanding of how the functional components of modern computers are put together and how a computer works at the machine language level. MIPS architecture embodies the fundamental design principles of all contemporary RISC architectures. By incorporating this text into their courses, instructors will be able to prepare their undergraduate students to go on to upper-division computer organization courses.

  • Free MIPS architecture simulator—Enables easy observation of the memory-mapped I/O, interrupts and exception processing, and delayed loads and delayed branches for a pipelined implementation.
    • Allows students to learn how to write the fundamental assembly language code to implement the classical I/O algorithms; enables students to gain experience writing assembly language interrupt response routines, at the heart of any operating system.

  • Extensive pedagogy—Includes 67 programming exercises.
    • Enables students to practice what they have learned.

  • Well-written and clearly organized.
    • Provides students with the most up-to-date and easily understandable material.

  • Comprehensive Appendix A—Provides a quick source for all fundamental information needed to develop programs.
    • Gives students a handy quick-reference for all fundamental programming information; can serve as a handbook in the future.



 1. The MIPS Architecture.


 2. Algorithm Development in Pseudocode.


 3. Number Systems.


 4. PCSpim: The MIPS Simulator.


 5. Efficient Algorithm Development.


 6. Function Calls Using the Stack.


 7. Reentrant Functions.


 8. Memory Mapped I/O.


 9. Exceptions and Interrupts.


10. A Pipelined Implementation.


11. Floating-Point Instructions.


Appendix A: Quick Reference.


Appendix B: ASCII Codes.


Appendix C: Integer Instruction Set.


Appendix D: Macro Instructions.


Appendix E: A Modified Trap Handler.


Appendix F: Floating-Point Instruction Set.


Index.

Need help? Get in touch

Video
Play
Privacy and cookies
By watching, you agree Pearson can share your viewership data for marketing and analytics for one year, revocable by deleting your cookies.

Pearson eTextbook: What’s on the inside just might surprise you

They say you can’t judge a book by its cover. It’s the same with your students. Meet each one right where they are with an engaging, interactive, personalized learning experience that goes beyond the textbook to fit any schedule, any budget, and any lifestyle.